Sasan Iman

Logic Synthesis for Low Power VLSI Designs

Step-by-step functional verification with SystemVerilog and OVM

SystemVerilog Functional Verification

The E hardware verification language