Jeong-Taek Kong

Digital Timing Macromodeling for VLSI Design Verification